In the preseJlt paper a simple technique is proposed for fault diagnosis for multiprocessor and multiple system environments, wherein all microprocessors in the system are used in part to check the health of their neighbouring processors. It involves building simple fail-safe serial communication links between processors. Processors communicate with each other over these links and each proces.~r is made to go through certain sequences of actions intended for diagnosis, under the observation of another processor . With limited overheads, fault detection can be done by this method. Also outlined are some of the popular techniques used for health check of processor-based systems.
intended for diagnosis, under the observation of another processor. With limited overheads, fault detection can be achieved by this method.
CURRENTLY USED TECHNIQT
he increased complexity of VLSI microprocessors makes them less reliable and more difficult to test in an application environment. This is more so with CISC VLSIs.
As the microprocessor is the heart of the system It drives, it is essential to ensure by periodic checks the health of the processor. While the microprocessor itself may be used to check the health of the rest of the system by diagnostics or other methods, the health of the microprocessor and small core of electronics around it is difficult to check.
This cf)re which comprises of microprocessor, clock and reset circuit, buffers, decoder and ROM used in diagnostics, must be ensured to be fault-free to run reliable diagnostic checks. Some of the popular techniques are outlined in the following sections.
I. INTRODUCTION
It has become difficult to check the health of microprocessors in application environment because of their becoming complex with large repertoire of instructions, addressing modes and data manipulation abilities.
"everal techniques exist to check the health of microprocessors. A few of them include use of watchdog timers, in-built redundant systems for health checking, test generation with signature analysis, and a more recent technique called boundary scan architecture (IEEE Pl149.l). To check the health, of micro-processors in application environment, a simple technique is proposed for multiprocessor multiple system environments. In this method, the micro-processors, apart from their routine work, are also used to check the health of their neighbouring processors by building fail safe serial communication links (akin to computer networks), over which they communicate with each other. Each processor goes tnrough certain definite motions or sequence of actions DEF SCI I, VOL 44, NO 2, APRIL 1994 Therefore this technique may be used in conjunction with other techniques for fail-safe system applications.
Use of Watchdog Timers
Figure I indicates basic idea used in this method. The microprocessor gets periodic interrupts from the timer. The timer interrupts are processed by the microprocessor to activate retriggerable morio shots in the watchdog timer. During error-free operation, the output of the watchdog timer is held jn logic 'I' state. When the microprocessor fails to trigger the watchdog timer, the output of the watchdog timer changes state to low which is used as an error signal. A duplicate watchdog timer is used so that one of them can be put in test mode while the other drives the outputs. Periodically the roles of the two watchdog timers is interchanged. Two mono shots are used in each watchdog timer for fail-safe operation. If one of them is stuck-at high, the other input can be used to de-assert the watchdog timer output. At least three one-shots must work to generate the fail signal. The latch at the output which is cleared on power-up will latch the error signal on the first occurrence of rising edge at its clock input which will be caused by processor failure. Only rest can restart the watchdog timers. The fa.il signal is used to take fail-safe shut down action.
Built-in Redundency for Health Checking
This technique is widely used and preferred a~ a high degree of fault coverage is possible. This method is used in safety critical applications. In this method, the processor hardware and software are duplicated and the signals from both processors are compared using totally self-checking comparato.rs. The redundancy is prima.rily intended for ensuring testability/fault detection. A computer module using Viper lA processor illustrates this approach1. As with any duplicate and compare systems, caution should be exercised in dealing with common mode errors which cannot be detected. An extension of this method is to have several redundant modules with a reliable voter for fault diagnosis. The main disadvantage of this technique is substantial increase in hardware (> 100 per cent) resulting in increased space and power requirements which are major constraints in D~fence applications. The systems using redundancy are also very expensive.
ItTE~T ITt£R

Test Generation with Signature Analysis
In this method, a test program is generated using the instruction sets and functions performed by the processor. This test is generated for a fault model of the microporcessor. The test program is then executed and t.he signatures generated by the processor are captured from the external pins of the microprocessor . These .signatures are compared with the expected ones either in real-time or off-line ana a decision is taken regarding the health of the microprocesso~ .This method requires an external signature analyser and a fault model with a test generation program. A fault simulation is also needed to validate the model for the specific processf'r in use. 
Roundary Scan Architecture
This methodology requires testability to be built into the hardware and, can be used for chip level (VLSI), board level and functional level testability of systems. ANSI/IEEE Standard 1149.1, IEEE standard test access port and boundary scan architecture, defines this architecture and method. At the chip level, this technique requires the scan cells to be implanted at 1/0 flgure Watchdog timer for detecting processor failure.
The fault coverage of watchdog timers is low considering the complexity of the microprocessor . We need to ensure that communication between the processors should be fail-safe/reliable for which well-established tenchniques are available. The exact scheme depends on the kind of link (specified expected bit error rate) and the final undetected error rate that one wishes to tolerate. Accordingly a powerful CRC with right frame length or message redundancy for error detection and correction can be used. Simple serial links with protocols like HDLC may be used which can be implemented with addition of a single chip. Messages must be timed out at receivers for detecting loss of messages or failure of communication links. Positive acknowledgements are used for reliability .When messages are received in error, retransmissions are used for ensuring error-free delivery of messages.
to carry out a transfonnation on this data involving a variety of processor action~. These actions may include memory read/write, DMA transfer, besides arithmetic and logical operations. The transfonned data is sent back to A. The processor at A will also parallelly carry out the sante transfonnation. This end result is matched by processor A with the result received from B, to declare B to be healthy or not. Similarly processor B will also send a test data packet to ascertain whether A is healthy.
Three key factors to this technique are: (i) the communication link must be .error-free; (ii) the transfonnation camed out should be such that any fault in the processor will affect t~ end result. Thus all critical sections/instructions that need to be checked must be involved in a critical way in the transfonnation; and (iii) care should be taken that test data pattern is not repeatedly sent which should be generated afresh every time ( either reading from external channel or generating and using random data).
THE TRANSFORMATIONS
The technique can be generalised involving a group of processors, connected in any fashion, for example, as shown in Fig. 4 The 'complexity of these transfonnations depend on the complexity of the processor and its features, To write a suitable test program to exercise a CISC processor for the features utilised by the. application, one can make use of the static instruction listing of the application program which fonns a subset of instruction set of the processor. This set can be reduced further by taking dynamic instruction counts into consideration, Less frequently used instructions may be realised by the more frequently used instructions to shrink the instruction subset used by the application. This optimisation win help to reduce the time needed for each transfonnation. Now the transfonnation is generated using this subset of instructions, which exercises the processor when the test program is executed. this task is simpler with RISC processors which have sman instruction sets and limited addressing modes. In case the test program only covers part of the This may n~d 10-20 per cent of processor resources and time. Each processor has two results of the test: self diagnosis result which involves only self, a result which involves health of both the processors involved in eac-h of the tests. The two processors also time out messages to detect loss of communication and other fatal failures at each node. processor features used by the application, the remaining features will have to be carefully exercised alongwith the test program and their result suitably used. Examples of some of the simpler transformations, all or some of which may be used on the data are:
APPLICAnON FOR DEFENCE USE
The proposed technique can be used in Defence in multiprocessor 6Ilvironment such as advanced SONAR, RADAR and tactical weapon control systems, etc; and multiple system environment such as CJI systems. In most advanced submarine combat systems, a few hundreds of processors are being used6. ;
The connectivity of the processors in a weapon control system having 8 CISC processors linked by At the end of this operation if there is a stuck-at fault in the memory or its data path the data gets corrupted. As a consequence of this, when the receiver tries to retransform the message back to data it will indicate error.
(e) ROM check: Compute check sum of data in ROM, negate the result, add to original check sum, and subtract the result from data bytes of message.
If the check sum was right then the result would be zero and subtracting it from data would not make any difference. If the check sum did not match then the data of the message would to be affected. In transformation (c), the contents of some bytes of data (i.e. parity and modulo value) was used as a parameter for transformation of remaining bytes. This causes single error to appear as multiple errors in the message, thereby enhancing error detection.
These transformations check arithmetic, logical, branching features, internal and external RAM, EPROM/ROM, and some testable features of I/O. By suitable design of test software, the addressing modes, internal registers, and interrupt features can be checked. DEFSCI J, VOL 44. NO 2, APRIL 1994 processors are not linked. All the processors which have communication links between them use the proposed technique for checking each other. A ' D' in the entry at the diagonal indicates that local self-check is carried out by each processor in addition to mutual checks. Processor 1 is linked to all the other processors in the system. If processor 1 has a fault, the results from all the other processors indicate the same. In the specific application considered, there are only two types of processors. Therefore, the transformation programs need be written only for the two processors. The links use 16-bit CRC and fail-safe message transmission between them. This application has both multiple processor and multiple system environments. Processor 8 forms part of an advanced SONAR system and processors 1 to 7 belong to multiprocessor tactical weapon control system. avoid this problem nearest neighbours may only carry out this operation. 6 . CONCLUSION
In the proposed simple health check, the extent of fault converage depends on complexity of processors and1he transformations that are used for check purpose. This technique may also be tried with computer networks, with lightly loaded links and spare processing power at nodes. Utilisation of a non busy processor in a multiprocessor system for a diagnostic purpose was dealt in earlier studies 7. A practical application of distributed system level diagnosis for large networks was reported earlie~ .Instead of having exclusive packets for health checking, one can use regular data packets also for this purpose. If every data packet undergoes transformation the processing power at nodes may become a bottle neck. It is therefore suggested that periodically some packets may be used to check health of the processors in the network. If a packet passes through several nodes before reaching its destination, care should be taken to avoid mix up of health check information of the nodes in the path. To
